FPGA implementation of XOR-MUX full adder based DWT for signal processing applications

FPGA implementation of XOR-MUX full adder based DWT for signal processing applications

Radhakrishnan, P.
microprocessors and microsystems 2020 Vol. 73 pp. 0-0
169
radhakrishnan2020fpgamicroprocessors

Citation

ID: 92857
Ref Key: radhakrishnan2020fpgamicroprocessors
Use this key to autocite in SciMatic or Thesis Manager

References

Blockchain Verification

Account:
NFT Contract Address:
0x95644003c57E6F55A65596E3D9Eac6813e3566dA
Article ID:
92857
Unique Identifier:
10.1016/j.micpro.2019.102961
Network:
Scimatic Chain (ID: 481)
Loading...
Blockchain Readiness Checklist
Authors
Abstract
Journal Name
Year
Title
4/5
Blockchain Upload Locked

Complete all 5 checklist items to tokenize your article

Saymatik Web3.0 Wallet