Low-power and area-efficient design of higher-order floating-point multipliers using vedic mathematics

Low-power and area-efficient design of higher-order floating-point multipliers using vedic mathematics

Loganathan, H.
lecture notes in electrical engineering 2020 Vol. 569 pp. 475-486
88
loganathan2020lowpowerlecture

Citation

ID: 72320
Ref Key: loganathan2020lowpowerlecture
Use this key to autocite in SciMatic or Thesis Manager

References

Blockchain Verification

Account:
NFT Contract Address:
0x95644003c57E6F55A65596E3D9Eac6813e3566dA
Article ID:
72320
Unique Identifier:
10.1007/978-981-13-8942-9_39
Network:
Scimatic Chain (ID: 481)
Loading...
Blockchain Readiness Checklist
Authors
Abstract
Journal Name
Year
Title
4/5
Blockchain Upload Locked

Complete all 5 checklist items to tokenize your article

Saymatik Web3.0 Wallet