50 GHz demonstration of an integer-type butterfly processing circuit for an FFT processor using the 10kA/cm2 Nb process

50 GHz demonstration of an integer-type butterfly processing circuit for an FFT processor using the 10kA/cm² Nb process

Sakashita, Y.

ieice transactions on electronics 2015 Vol. E98C pp. 232-237

138

sakashita201550ieice

DOI:

ID: 105373

Ref Key: sakashita201550ieice

Use this key to autocite in SciMatic or Thesis Manager

No Bibliography

Account:

NFT Contract Address:

0x95644003c57E6F55A65596E3D9Eac6813e3566dA

Article ID:

105373

Unique Identifier:

10.1587/transele.E98.C.232

Network:

Scimatic Chain (ID: 481)

Authors

Abstract

Journal Name

Year

Title

4/5

Blockchain Upload Locked

Complete all 5 checklist items to tokenize your article

Gas fees required in SCI Coins

Coming soon

Reference Key: lastname+year+titlefirstword+journalfirstword

Article Type (Article, Book, Proceedings etc.)

Add a reference in a raw form. Our automatic system will correct it later.